

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/775,216	02/11/2004	Teruo Okada	040057 9967		
	7590 10/19/2007 NTOS & HANSON, LLI	EXAMINER			
1420 K Street, N.W. Suite 400 WASHINGTON, DC 20005			AMRANY, ADI		
			ART UNIT	PAPER NUMBER	
			2836		
			MAIL DATE	DELIVERY MODE	
	•	10/19/2007	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Applicat	ion No.	Applicant(s)	
Office Action Summary		10/775,2	:16	OKADA ET AL.	
		Examine	r	Art Unit	
		Adi Amra		2836	
Period fo	The MAILING DATE of this communi or Reply	cation appears on th	e cover sheet with the o	correspondence address	
A SHO WHIC - Exter after - If NO - Failui Any r	ORTENED STATUTORY PERIOD FOR HEVER IS LONGER, FROM THE MANAGER OF	AILING DATE OF T of 37 CFR 1.136(a). In no e- unication. utory period will apply and v vill, by statute, cause the ap	HIS COMMUNICATION I went, however, may a reply be ting will expire SIX (6) MONTHS from plication to become ABANDONE	N. nely filed the mailing date of this communication. ED (35 U.S.C. § 133).	
Status		•			
2a)	Responsive to communication(s) filed This action is FINAL . 2 Since this application is in condition followed in accordance with the practice.	b)⊠ This action is or allowance excep	non-final. t for formal matters, pro		
Dienociti	on of Claims	o unico Expanto q	uuy,o, 1000 0.B. 11, 1	00 0.0. 210.	
5) □ 6) ⊠ 7) □ 8) □ Applicati	Claim(s) 29-38 is/are pending in the a 4a) Of the above claim(s) is/are Claim(s) is/are allowed. Claim(s) 29-38 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restrict on Papers The specification is objected to by the The drawing(s) filed on is/are:	e withdrawn from co	requirement.	Evaminer	
	Applicant may not request that any object Replacement drawing sheet(s) including The oath or declaration is objected to	tion to the drawing(s) the correction is requi	be held in abeyance. Se red if the drawing(s) is ob	e 37 CFR 1.85(a). ejected to. See 37 CFR 1.121(d).	
Priority u	ınder 35 U.S.C. § 119				
a)[Acknowledgment is made of a claim f All b) Some * c) None of: 1. Certified copies of the priority of 2. Certified copies of the priority of 3. Copies of the certified copies of application from the Internation see the attached detailed Office action	documents have be documents have be of the priority docum nal Bureau (PCT Ru	en received. en received in Applicat ents have been receiv lle 17.2(a)).	ion No ed in this National Stage	
2) Notice	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (P ⁻ mation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	ΓΟ-948)	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal R 6) Other:	ate	

Application/Control Number: 10/775,216 Page 2

Art Unit: 2836

DETAILED ACTION

Response to Arguments

1. Applicants' arguments filed September 17, 2007 have been fully considered but they are not persuasive. Applicants have not responded to or rebutted Examiner's remarks made in the Advisory Action (Sept 5, 2007). Namely, the phrase, "to shut down the own power source circuit when an abnormality is detected either in the own power source circuit or in the other power source circuit (claim 29, last 3 lines) does not require that the circuit shutdown in response to both conditions. To anticipate the recited limitation, Tominaga need only to shuts down the own power source circuit when an internal abnormality is detected. Secondly, applicant's arguments that the recited "abnormality signal" differs from the abnormality signal in Tominaga is not persuasive, as the pending claims do not define the substance of the abnormality signal.

Two rejections are provided for claim 29, one for each interpretation of the limitation of "a terminal." In the first (§102(b)), "terminal" is interpreted as the mechanical connection (plug and socket) to connect the signal bus (20) to the power source circuit. In this instance, the terminal conducts at least the four input and two output signals, as shown in Tominaga fig 2). In the second interpretation (§103), "terminal" is interpreted as the electrical connection between the power source circuit and a single two-way communication line.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

Application/Control Number: 10/775,216

Art Unit: 2836

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 29-34, 36 and 38 are rejected under 35 U.S.C. 102(b) as being anticipated by Tominaga (US 5,237,208).

With respect to claim 29, Tominaga discloses a multiple output power source apparatus (fig 1) comprising a plurality of power source circuits (items 1, 2, and 3, and col. 5, lines 4-9), each circuit being equipped with an independent output control circuit (fig 2, and col. 5, lines 22-26), wherein each of the output control circuits comprise:

a shutdown circuit (fig 2, items 34, 38; col. 6, lines 9-22 and 48-52) that detects an abnormality of the own power source circuit to output an abnormality signal to control circuits of one or a plurality of other power source circuits via a first terminal (item 20) and inputting an abnormality signal via a first terminal (20);

each of the output control circuits being operably coupled to each other (fig 1, items 6-7, 17 and 20).

With respect to claim 30, Tominaga discloses a converter (item 26) that is driven by a switching circuit (item 31), converts an input voltage into a prescribed output voltage.

With respect to claim 31, Tominaga discloses the output stabilizing circuit (col. 5, lines 50-62; col. 6, lines 23-30) comprises:

a reference voltage generating circuit (item 31); an output voltage monitoring circuit (item 32); an oscillator (item 29); and a driving circuit (item 30) that controls the clock signal; and

Application/Control Number: 10/775,216

Art Unit: 2836

the shutdown circuit comprises an abnormality detecting circuit (items 34, 38) that is connected to a first terminal of the other power source circuits (col. 5, lines 22-26), outputs an abnormality signal when an abnormality is detected (col. 6, lines 9-13), inputs an abnormality signal (col. 6, lines 14-22), and stops oscillation when an abnormality is detected (col. 7, lines 6-29).

With respect to claim 32, Tominaga discloses an oscillator in a master circuit is connected to an output circuit of a slave circuit via a second terminal, and outputs a synchronous oscillation signal (col. 7, lines 33-42), and an oscillator in an output circuit of the slave is connected to the output circuit of the master via a third terminal, and inputs the synchronous oscillation signal from the master to perform synchronous control (col. 7, lines 43-55).

With respect to claim 33, Tominaga discloses the shutdown circuit and the master/slave synchronizing, as discussed above in the rejections of claims 29 and 32.

With respect to claim 34, Tominaga discloses a converter and switching circuit (items 26, 31) and the master/slave switching signal synchronization (col. 7, lines 33-55), as discussed above in the rejection of claims 30 and 32, respectively.

With respect to claim 36, Tominaga discloses a converter and switching circuit (claim 30), master/slave synchronizing (claim 32), the master circuit comprises an first oscillator, a stabilizing circuit and a shutdown circuit (claim 31), and the slave circuit comprising a second oscillator, stabilizing circuit, and shutdown circuit (claim 31), as discussed above.

With respect to claim 38, Tominaga discloses outputting the abnormality signal when a prescribed voltage is superposed on the synchronous line (fig 5; col. 8, lines 5-34).

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 29-32, 35 and 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tominaga in view of Luo (US 1005/0073783).

With respect to claims 29-32, Tominaga discloses the recited limitations, as discussed above. Luo discloses a multiple output power source apparatus (fig 1; par 32) comprising a plurality of power source circuits (items 10N), wherein the abnormality signal is output and input via a first terminal (connection between circuit 10 and communication line 23).

Tominaga and Luo are analogous because they are from the same field of endeavor, namely parallel power systems. At the time of the invention by applicants, it would have been obvious to one skilled in the art to combine the power source apparatus disclosed in Tominaga with the abnormality communication line disclosed in Luo in order to monitor the status of the other power source circuits.

With respect to claim 35, Tominaga discloses the converter and switching circuit (items 26, 31; claim 30), a stabilizing circuit (item 30; claim 31), a shutdown circuit (item

Art Unit: 2836

38; col. 6, lines 1-22), and master/slave output control circuit synchronization (col. 7, lines 33-55; claim 32). Tominaga does not expressly disclose that the master outputs the abnormality signal by stopping the synchronous oscillation signal.

Luo discloses a multiple output power source apparatus (fig 1; par 32) comprising a plurality of power source circuits (items 10N), a stabilizing circuit (fig 1, item 22; figure 3b; pars 35, 38), wherein the master outputs an abnormality signal by stopping the synchronous signal (par 92, lines 5-8).

With respect to claim 37, Tominaga discloses the shutdown circuits measure time during detection of an abnormality signal and cause the power circuit to be shut down when the measured time is a prescribed time or longer (fig 3, item 58; fig 5, item 74; col. 7, lines 23-29; col. 8, lines 29-34). Tominaga does not expressly disclose the master and slave circuits output the abnormality signal when the synchronous line is grounded. Luo discloses the abnormality signal is transmitted when the synchronous line is grounded, as discussed above in the rejection of claim 35.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Adi Amrany whose telephone number is (571) 272-0415. The examiner can normally be reached on Mon-Thurs, from 10am-5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Sherry can be reached on (571) 272-2800 x36. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/775,216

Art Unit: 2836

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a

USPTO Customer Service Representative or access to the automated information

system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Page 7

AA

PRIMARY EXAMINER